

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6A




FIG. 6B




FIG. 7

The diagram shows a VHDL code snippet in a WordPad window. The code is annotated with curly braces:

- Annotation A:** Brackets the library declarations (ieee and work).
- Annotation B:** Brackets the entity declaration (inprom) and its associated port mapping.
- Annotation C:** Brackets the architecture declaration (behave) and its begin block.
- Annotation D:** Brackets the case statement within the architecture's begin block.

Annotations on the right side:

- Copied head code:** Points to the entity and port section (Annotation B).
- Created ROM data code(F4):** Points to the case statement (Annotation D).

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
LIBRARY work;
USE work.e78051_pkg.all;

ENTITY inprom IS
    PORT(
        addr : IN std_logic_vector (15 downto 0);
        dataout: OUT DATGBTYPE
    );
END inprom;

ARCHITECTURE behave OF inprom IS
    signal data : DATGBTYPE;
begin
    process (addr)
    begin
        case addr is
            when "0000000000000000" => data <= "000000010";
            when "0000000000000001" => data <= "000000000";
            when "0000000000000010" => data <= "00011110";
            when "0000000000001101" => data <= "000000010";
            when "00000000000011100" => data <= "000000000";
            when "00000000000011101" => data <= "01101101";
            when "00000000000011110" => data <= "01110101";
            when "00000000000011111" => data <= "00110000";
            when "00000000000100000" => data <= "00111111";
            when "00000000000100001" => data <= "01110101";
            when "00000000000100010" => data <= "00110001";
```